skip header   hitachi.com   hitachi.us    Global
Hitachi Global Storage Technologies
 

| Project Main List  |

Signal Processing/ Error Correction Code

 

This
is a new coding scheme, jointly developed by the Hitachi San Jose Research Center and Storage Technology division, that allocates extra redundancy to a sector that may be applied to any on sector in a block composed of several sectors. The advantage over a traditional Reed-Solomon code is that some of that checkbytes are not tied to a particular sector. These "floating" checkbytes offer a more efficient use of the disk surface.

  Integrated Sector Format-Error Correction Code
 
Motivation is Mixed Random/Burst Mode
 
Multi-Level Integrated Sector Format ECC is
– 
Compatible with Single Sector ECC
– 
Efficient/Flexible use of N-Sector Shared Checks
– 
Include Burst-Level ECC in DRP
 
Hard Disk Controller Implementation
– 
Multi-Level Encoder/Syndrome Generator
– 
LBA-indexed N-Sector Physical Alignment


Disk Surface Defect
fig1
space
space

Bathtub Plot

fig2
space
space

Mixed Burst/Random Error Pattern

fig3
space
space

Scratch ISF -ECC
(Integrated Sector Format - Error Correction Code)
fig4
space

Integrated Sector ECC Format


fig5

space
space

Integrated Sector Format


space

| Back to Top | 

space








  Terms of Use | Privacy Policy | Contact Us  © 2009 Hitachi Global Storage Technologies